Introduction
Way of optimizing channel mobility need to be explored in order to overcome the limitations on the scaling down of devices and to further improve the speed of CMOS circuits. Channel strain engineering is currently one of the most promising candidates to reach this demand and to maintain the MOS performance improvement trajectory laid out in the ITRS roadmap. The benefits of uniaxial strained technology are the low cost flow and effective improvement of n- [1] and p-type [2] device performance even in a small area, which results from the strained-induced reduction of effective mass and scattering. Using stress-memorization technique (SMT) has also been reported to further improve the nMOSFET performance [3, 4] . As strain engineering have been commonly incorporated in the CMOS technologies to enhance the device performance, the 1/ f noise is being considered regarding continuously scaling down CMOS devices due to the 1/ f noise increases as the reciprocal of the device area. Moreover, 1/ f noise is also a viable characterization tool that used in the area of Si MOSFETs to examine interfacial physics.
However, it is inadequate for small area devices (< 1 μm 2 ) because there is existed larger noise level variation between the samples-to-samples [4] . In order to understand the trap property in small-area device, random telegraph noise (RTN) becomes much more important due to the capture and emission of single carrier at a gate dielectric trap [5] . In this paper, we explore the RTN in drain current of 28-nm node nMOSFETs with different SMT film thickness, and investigate the physics-based properties of traps locations in the dielectric layer.
Device Structure and Experiment
The strained Si nMOSFETs used in this study were fabricated by 28-nm technology CMOS process sequence is illustrated in Fig . Six devices were measured in order to avoid singular effects and demonstrate the reproducibility of the oxide trap characterization. This may result from the trap energy level near the channel conduction band in nMOSFETs with the higher tensile strain in the channel. Therefore, the electron can be captured or emitted more easily. Figure 4 shows the dependence of τ c /τ e on gate overdrive for all devices. The τ c /τ e ratio is dominated by the difference between conduction band (E C ) and trap energy (E T ). From the data obtained for ln(τ e ) dependence on gate voltage, the position of the trap into the oxide (x t ) are determined using Eq. (1) following [6] ( 1) where t ox is the oxide thickness, K is Boltzmann constant and τ e is emission time. The extracted x t are 1.08 nm, 0.54 nm and 0.36 nm for device A, device B and device C, respectively. Moreover, less x t dependence on gate voltage was found in the thicker SMT film nMOSFETs. The mechanism underlying the smaller x t in the thicker SMT film device can be explained by the fact that the uniaxial tensile stress induces conduction band-offset and increases tunneling barrier height for electron (υ B ). The schematic energy band diagram for both devices is illustrated in Fig. 5 . The observed gate tunneling current characteristics are used for the easy verification of υ B [7] . Figure 6 shows the gate current density (Jg) as a function of the gate voltage for all devices. Obviously, the smaller gate tunneling current density of the Device B (C) also confirms that the device has a higher υ B than the Device A. The higher υ B results in a reduction in tunneling attenuation length () in the high uniaxial tensile stress device according to eq. 2 [7] (2) Moreover, the relation between the trap location x t and the tunneling attenuation length  can be given by equation x t =  ln (1 / 2π f τ 0 ) [8] where the time constant  0 is usually taken as 10 -10 s. From this equation, trap depth is proportional to ; therefore, the reduced  means that the higher uniaxial tensile device has a smaller depth in SiO 2 than the A device. On the other hand, temperature-dependence measurements enable the extraction of the energy barrier (△ E B ) for determining the carrier capture and the trap binding energy (△E CT = E C -E T ) [9] of the defect. Equations (3) and (4) show the relation between temperature and mean capture (emission) time [5] . cm 2 , and ΔE CT = 0.08 eV. On the other hand, the mean emission time constant is given by eq. (5) [9]. From Fig. 3 , it is found that device C with thicker SMT film
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has a smaller emission constant, which results from the smaller energy difference (ΔE CT = E C -E T ).
(5) Using the above extracted results, a schematic configuration-coordinate diagram showing the changes in the total energy of the system as an electron is transferred from the inversion layer into an interface defect is shown in Fig. 8 . Clearly, the larger σ 0 observed, the reduction in the trap binding energy ΔE CT , the shorter capture time and emission time for the strained devices than for the unstrained device all indicate that the trap location is closer to the Si/SiO 2 interface, which presents an intrinsic tensile strain-induced property.
Conclusion
In this paper, we present the impact of tensile strain induced by different SMT film thickness on oxide trap properties. Through RTN measurement, we found that the trap position of nMOSFETs with thick SMT film devices has shorter distance from Si/SiO 2 interface. This is because of the trap energy level near the channel conduction band in nMOSFETs with thick SMT film attributable to the higher tensile strain in the channel. 
